๐ŸŒฟ
๐Ÿƒ
๐ŸŒฟ
Mukaddas Usmanova
๐ŸŒฑ

Mukaddas Usmanova

Computer Engineering student at Western Michigan University focused on embedded systems and digital hardware design. Hands-on experience with FPGA hardware design in Verilog, STM32 and ESP32 firmware in bare-metal C, and serial protocols including SPI, I2C, and UART. Seeking embedded systems internships to apply technical skills to product development.

LinkedIn
Open
GitHub
Open
Resume
Kalamazoo, MI

Hii! ๐Ÿ‘‹ Thank you for checking out my page.

If you haven't noticed already, my favorite color is green. It reminds me of nature, fresh air, and feeling totally at ease.

I've moved around a lot growing up: four years in a Russian school, four in a Tajik school, then across the world to an American high school. All that adapting taught me to pick up new languages, new environments, and new perspectives pretty quickly. ๐ŸŒMap of Tajikistan

When I'm not buried in circuits or debugging firmware, you'll find me out on a run, playing soccer with friends, or exploring trails. I also love learning random facts; it's become my go-to way of starting conversations with the people I'm close to. Most recently, I taught myself to solve a Rubik's cube over Valentine's weekend and have been growing my chess skills all through February. โ™Ÿ๏ธ

I could go on about the things that excite me, but I'll keep it short. If you ever want to share something interesting, challenge me to a chess game (fair warning, I'm freshly a chess star), or just want to connect and learn together, I'd love to hear from you. ๐Ÿค๐Ÿ˜Š

๐Ÿ’ผ

Experience

Industrial Engineering Co-op

American Axle Manufacturing (now DAUCH)

Michigan

Feb 2026 - Present
  • ๐ŸƒMember of the AOS team, collaborating with cross-functional engineers on ongoing initiatives
  • ๐ŸƒCoordinating with engineers to track initiative progress and keep deliverables on schedule
  • ๐ŸƒVerifying projected cost savings by analyzing evidence at the 3-month completion mark for closed initiatives
  • ๐ŸƒContributing to individual engineering projects and transitioning into leading ideation sessions for new initiatives

Systems Team Lead

Developer Club, WMU

Kalamazoo, MI

Sep 2025 - Present
  • ๐ŸƒLeading the systems team to plan and run hands-on electronics workshops for students
  • ๐ŸƒOrganized a Simon Says workshop on ESP32 microcontrollers, including component sourcing, schematics, and materials

Learning Assistant

Western Michigan University

Kalamazoo, MI

Jan 2024 - Apr 2024
  • ๐ŸƒFacilitated 40+ review sessions monthly for introductory engineering courses, supporting student comprehension and engagement
๐ŸŽ“

Education

Western Michigan University

Bachelor of Science in Computer Engineering

Coursework: Computer Architecture, Digital Signal Processing, Probability and Random Processes, Microcontroller Applications, Digital Design, Intro to Microprocessors

Sep 2022 - Apr 2027
๐Ÿ”ง

Projects

Pipelined CPU Design

ECE 4570

Jan 2026 - May 2026
  • ๐ŸƒDesigned a 5-stage pipelined CPU in Verilog (Vivado 2025.1) with a custom MIPS-style ISA
  • ๐ŸƒBuilt forwarding, hazard detection, and branch flushing logic to resolve pipeline conflicts
  • ๐ŸƒVerified pipeline behavior through Verilog testbenches and waveform analysis in Vivado

Real-Time Conveyor Belt Object-Tracking Controller (STM32F429)

Mar 2025 - Apr 2025
  • ๐ŸƒBuilt a real-time STM32 conveyor-belt system that detects, tracks, and stops objects using IR sensing and encoder feedback
  • ๐ŸƒImplemented PWM motor drive with duty cycle dynamically adjusted from encoder/input frequency to simulate load-dependent speed control
  • ๐ŸƒIntegrated and validated hardware/software setup with motor encoder, IR emitter/receiver, LED indicators, and buzzer

Serial Arithmetic Processor Using Shift Registers on FPGA

Oct 2025 - Nov 2025
  • ๐ŸƒDesigned and implemented a serial arithmetic processor using dual shift registers and finite-state control
  • ๐ŸƒSupported 8-bit two's complement operands with overflow detection
  • ๐ŸƒImplemented synchronous control signals, manual reset, and bus-LED visualization
  • ๐ŸƒVerified functionality through simulation and on-board hardware testing

FPGA-Based Parallel I/O Controller (i8255A-Compatible Design)

Nov 2025 - Dec 2025
  • ๐ŸƒDesigned a custom parallel I/O peripheral modeled after the Intel 8255A
  • ๐ŸƒImplemented data, control, and status registers with handshaking signals
  • ๐ŸƒDesigned tri-state bidirectional bus and interrupt request logic
  • ๐ŸƒIntegrated bounce-free control signals and LED-based output visualization

More Projects

with media / more details

โœจ

Skills

๐ŸŒฟ Verilog๐ŸŒฟ VHDL๐ŸŒฟ C Programming๐ŸŒฟ Python๐ŸŒฟ MATLAB๐ŸŒฟ Assembly (HCS12)๐ŸŒฟ Embedded Systems๐ŸŒฟ FPGA Design (Nexys A7)๐ŸŒฟ STM32๐ŸŒฟ ESP32๐ŸŒฟ ARM Cortex-M๐ŸŒฟ Arduino๐ŸŒฟ Digital Logic Design๐ŸŒฟ Vivado๐ŸŒฟ STM32CubeMX๐ŸŒฟ SPI / I2C / UART๐ŸŒฟ GPIO / PWM / Interrupts๐ŸŒฟ ADC / DAC Interfacing๐ŸŒฟ Oscilloscope & Signal Analysis๐ŸŒฟ Logic Analyzer๐ŸŒฟ Multimeter๐ŸŒฟ GitHub๐ŸŒฟ VS Code๐ŸŒฟ Robotics๐ŸŒฟ Cybersecurity๐ŸŒฟ Circuit Design & Breadboarding๐ŸŒฟ Team Leadership๐ŸŒฟ Problem Solving